Abstract
An effective procedure considering the velocity overshoot effect in numerical simulation of GaAs MESFETs is presented. The results of the corresponding routine SEMICO II are compared with results of Monte-Carlo simulations and with results of the routine SEMICO I without overshoot. Implanted MESFETs have been simulated with and without including the overshoot effect, and from these data equivalent circuits have been derived. From circuit calculations of E/D inverter ring oscillators it is concluded that the velocity overshoot effect leads to a twofold decrease of the gate propagation delay time for 0.25 μm gate length.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
