This brief presents a digital background calibration technique based on a dual-comparator architecture, aimed at addressing capacitor mismatch, residual gain error, and residue amplifier (RA) nonlinearity in pipelined successive-approximation-register (pipelined SAR) analog-to-digital converters (ADCs). Although numerous reports have documented bit weight calibration in pipelined SAR ADCs, none have been comprehensive, with op-amp nonlinearity never previously addressed. For the first time, we also consider and resolve the randomness issue of PN sequences following window sampling. Behavioral simulation results demonstrate the effectiveness of this technique, with the SNDR and SFDR performance of a 12-bit two-stage pipelined SAR ADC improving from 52.2 dB and 65.5 dB to an average of 68.8 dB and 91.0 dB, respectively. The convergence speed of this calibration algorithm is 0.6M samples, outpacing all previously published bit weight calibration works.
Read full abstract