Abstract
Modern hyperscale data centers are increasingly using DSP-based transceivers to compensate for high channel loss. Transceivers operating at a speed equal to or greater than 56 Gbps, prove to be a viable alternative to analog transceivers in terms of power and area requirements, delivering better overall performance. The design process of such trans-ce¬i¬v¬e¬r¬s is very challenging. The most sensitive parts are the transmitter and receiver which are the main building blocks for such systems. In addition, clocking architecture and data-to-clock alignment is critical for achieving optimal performance. This article provides a data and clock alignment method for high-speed quarter-rate transmitters.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
