This paper presents a new digital background calibration method to correct MDAC errors. The novelty of this research is to use Newton–Raphson algorithm in order to reduce the number of divisions as well as power in digital domain. This is achieved by combining the conventional slope mismatch averaging and linear approximation technique to compute the correction coefficient in fast iterative method. To validate the accuracy of the proposed method, the digital part of the calibration scheme is implemented on FPGA. The superiorities of the proposed method are fast convergence time, less power consumption, and less digital complexity in compared to previous studies. These benefits are due to using split structure along with Newton–Raphson method. Several simulations of a 12-bit 100MS/s pipelined ADC indicate that SNDR/SFDR is improved from 30/33 dB to 70/79 dB after calibration. Calibration process is achieved in approximately 2000 clock cycles. The proposed ADC achieves a FoM of 0.03-pJ/conversion-step and consumes an analog power of 6.7 mW.