Abstract
Recent years, SiC MOSFET has been gradually utilized in high power devices. However, it has become one of the highest failure rate devices in circuit systems. Its failure relates to the degradation which caused by the hot carrier injection(HCI) effect. Because the parasitic parameters make the oscillations in switching processes more intense, the switching time and voltage overshoot increases, and thus HCI effect exacerbates. So, it is necessary to analyse the influence of parasitic parameters on the failure of SiC MOSFET. In this paper, an improved SiC MOSFET model with all key parasitic parameters is built to set up an accurate test circuit. The parasitic parameters were divided into four parts: body diode, parasitic resistance, parasitic capacitance and parasitic inductance. According to the simulation, it concluded that only the parasitic inductance has a great impact on the HCI effect and the impacts are different according to the different locations of parasitic inductance. The influence of the parasitic inductance on the load circuit and near the source is much greater than other parts. Their increase greatly increases switching time and voltage overshoot, and thus exacerbates HCI effect and accelerates the degradation of SiC MOSFET.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IOP Conference Series: Materials Science and Engineering
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
