Abstract

A semicustom ASIC design methodology is used to develop a low power DSP core for mobile (battery powered) applications. Different low power design techniques are used, including dual voltage, low power library elements, accurate power reporting, pseudomicrocode, transition‐once logic, clock gating, and others.

Highlights

  • INTRODUCTIONLow power design is mainly driven by the need to contain power dissipation ( reduce packaging and cooling costs) for high-performance systems at one end of the applications spectrum and by the desire to reduce power consumption ( reduce size, weight and increase battery life) for portable applications at the other end

  • Low power design is mainly driven by the need to contain power dissipation for high-performance systems at one end of the applications spectrum and by the desire to reduce power consumption for portable applications at the other end

  • Depending on where gating is applied in the clock tree we considered the following three cases: top clock gating at the top level of the tree, flat clock gating only at the leaf level of the tree, hierarchical clock gating where gating is done both at the leaf level and at higher levels in the tree based on typing information

Read more

Summary

INTRODUCTION

Low power design is mainly driven by the need to contain power dissipation ( reduce packaging and cooling costs) for high-performance systems at one end of the applications spectrum and by the desire to reduce power consumption ( reduce size, weight and increase battery life) for portable applications at the other end. This paper presents several low power techniques used in the design of an ASIC DSP core for portable applications. Both dynamic power (in active mode), and static power (in standby mode), are critical and need to be addressed for batteryoperated devices

Portable Applications
Thc Power Wheel
Low Power Design Methodology
TECHNOLOGY
CORE LIBRARY
IV.2. Power Estimation and Optimization at the Logic Level
ARCHITECTURAL AND STRUCTURAL CHANGES FOR LOW POWER
Latch Encoding
Latches
VI.I. Pseudo Microcode
VI.2. Data-path Toggle Reduction with Transition-once Logic Cells
CLOCK GATING METHODOLOGY
VII.1. Opcode Typing and Clock Gating at RT Level
VII.2. Clock Gating at the Logic and Physical Design Levels
Findings
CONCLUSION
Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.