Abstract

In this paper, a novel structure of tunnel field-effect transistors (TFETs) is proposed. The proposed device has an intrinsic polysilicon layer located in the overlap region between the source and the gate, which can increase the tunneling area and overcome the low ON-current drawback of the conventional TFET. The advantages of the proposed device are proven by using technology computeraided design (TCAD) simulation. It exhibits more than 50 higher on-current (ION) of 0.13 μA/μm and lower subthreshold swing (SS) of 53 mV/dec than a conventional planar TFET. In addition, the effect of some device parameters on the device performance has been investigated.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.