Abstract
This paper presents a novel design of a digital phase lock loop based on the digital tanlock loop (DTL) architecture. The new simplified design eliminates the requirement for a delay block. Instead, it incorporates an adaptation mechanism whose output feeds into the phase detector block of the new design and controls the acquisition time and locking range of the loop. The new proposed loop design was thoroughly tested and the results indicate that its overall performance compares favourably with that of the conventional time delay digital tanlock loop (TDTL).
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
