Abstract
This paper discusses the content addressable memory (CAM) architecture for ASIC module compiler. CAM is used to perform parallel search, data search using inexact match capability, and logical operation, but a new and easy design method is required to adopt CAM in ASIC design. To generate CAMs of various architectures, research on the CAM architecture is performed. As a result, reconfigurable leaf cells and flexible floor-plan for 0.6 /spl mu/m TLM CMOS are obtained.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.