Abstract
A new ternary/quaternary content-addressable memory (CAM) architecture using a one-hot-spot block code and two new schemes - for large-scale flow-table lookup has been developed. An NPU-side IP-address compression scheme enables a network processor unit (NPU) to track a CAM and its usage so that IP addresses can be efficiently stored with one-hot-spot block code. A dynamic re-configurable CODEC scheme enables the CAM to store both ternary and quaternary data. With 72-bit data width per word, this CAM, using 0.13-/spl mu/m stand-alone DRAM technology, can achieve 1.5 million entries, namely, six times more than a conventional static ternary CAM.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
