Abstract
In this paper, we have proposed a novel low power Finfet based Sram cell design which has different read access path and write access path. The proposed cell achieves better performance compared to conventional sram cell. Proposed cell achieves 78% for hold 1 and 67% for hold 0 static power reduction than conventional 8T and 6T Sram cell. The proposed sram cell achieves 69% and 58% for write performance in terms of power and delay. Read delay is also reduced by approximately 89% and read power is reduced by 87%. Compared to conventional 8T Sram Cell. The proposed cell is read SNM free and has better SNM for write compared to Conventional Sram Cell.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.