Abstract

This paper presents a modeling of All Digital Phased-Lock Loop (ADPLL) based on reference injection (RI) technique in Lab View. ADPLL is one of the attractive solutions due to its low design complexity and low power consumption which makes it suitable candidate for low power IoT devices. The RI based design eliminates the strict requirements of time to digital converter (TDC) in traditional ADPLL structure which significantly reduces the design complexity and consumes low power. By utilizing the efficient system design capabilities offered by the LabVIEW environment, a RI based ADPLL is modeled in LabVIEW to evaluate the design and analyze its performance. The system level simulation of the ADPLL is significantly meaningful for the research and design process in a comprehensive way. The simulation results are also presented for the 2.4 GHz reference injection based ADPLL from a reference frequency of 32MHz.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.