Abstract

The WSix bilayer gate structure was developed to provide a low-resistivity metallization for GaAs large-scale integrated circuits (LSIs). By the use of 0.1 μm WSi0.4 and 0.4 μm W, 18 μ Ω cm average resistivity could be obtained while maintaining low stress and stable Schottky-barrier characteristics. This resistivity is one order of magnitude lower than that for the conventional WSix single layer. High-performance field-effect transistor characteristics were also confirmed, indicating that this bilayer gate technology is promising for realizing high-speed GaAs LSIs.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.