Abstract
Hot carrier reliability in submicron PMOSFETs has been investigated. The punchthrough voltage is seriously reduced due to Hot Electron Induced Punch-through (HEIP) in submicron PMOSFETs. In order to mitigate the HEIP effect, an LDD PMOSFET has been optimized by examining the channel electric field, substrate and gate currents, and the threshold voltage shifts due to hot electron injection. A device lifetime of more than 10 years has been obtained using LDD PMOSFETs with gate lengths of 0.8 µm at the worst case supply voltage (5.5v).
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
