Increased digitalisation of flash ADC in modern CMOS process: a review

Abstract

Recent trends of flash ADC design demands low voltage, low power and high speed operation at low cost, which can achieve through system level, architecture and technology level changes. Traditional flash ADC with analogue comparators and passive elements, face high level of difficulty to meet this requirement. To overcome these sub-micron ADC design issues, a comparator and calibration unit digitalisation approach is adapted and implemented from last decade. In this paper, a brief survey is done on digitalised approach for modern day ADC designs. Threshold quantised comparators for 4 bit flash ADC designed and discussed here along with there performance parameters.