Abstract

In the current research article, a complete new design of 4-bit flash ADC is proposed and discussed. The proposed flash ADC can be integrated with CMOS sensors where obtained outputs are analog in nature. This paper presents the design of 4-bit flash ADC using Transistor Inverter Quantization (TIQ) comparator, which is far better comparator than power hungry conventional resistive ladder network. Three different types of encoders are used for designing and on showing best result is being proposed. The differential non-linearity (DNL) and integral non-linearity (INL) have been tested and found to be 0.42 and 1.76 which are well within the acceptable limits. The FFT analysis has also been done using Cadence tools. To check the robustness of proposed design in real environment, process corner analysis has been performed. In the above analysis, dynamic parameters being used are ENOB, SNDR and THD. The presented 4-bit flash ADC utilizes an active area of 0.0107 mm2 with 0.48 mW power consumption. The proposed flash ADC is implemented in Cadence virtuoso analog and digital design environment using 90 nm CMOS technology. For the proper operation of the circuit, a power supply of +1 V is used.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call