Abstract

As the MOS technology goes toward increased density for dynamic RAM's, the use of two layers of polysilicon in a dual gate structure for the dynamic RAM cell appears to be the direction of new technologies. This paper describes a reliability problem which is caused by injection of hot carriers into the storage gate of a dual polysilicon (split gate) dynamic RAM cell. The failure mode and the physical model are discussed in detail.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call