Abstract
Schottky-barrier (SB) heights of erbium and platinum silicides are evaluated using current–voltage and capacitance–voltage methods in the Schottky diodes. For the erbium-silicided Schottky diodes, the extracted SB heights show big differences depending on the extraction methods, due to the existence of the interface traps. The interface traps in the erbium silicide are efficiently cured by <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$hboxN_2$</tex> annealing. Various sizes of the erbium/platinum-silicided n/p-type SB-MOSFETs are manufactured from 20 <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$muhboxm$</tex> to 23 nm. Also, <tex xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">$hboxN_2$</tex> annealing is applied to enhance the SB-MOSFETs' subthreshold characteristics by minimizing the interface-trap density. The manufactured SB-MOSFETs show a good drain-induced barrier thinning and subthreshold swing characteristics, due to the existence of a SB between the source and the channel, which indicates the possible application of the SB-MOSFETs in a nanoscale regime.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.