Abstract
This paper introduces the design method of embedded experiment course based on ZYNQ. The development status of ZYNQ processor is introduced in this paper. According to the structure of ZYNQ, the corresponding embedded teaching experiment is designed. According to the traditional FPGA/ARM part of ZYNQ, the corresponding experiment course is designed from the shallow depth. At the same time, in order to adapt to the new ZYNQ architecture of the processor, this paper designed a comprehensive part of the experimental content, can effectively cover the FPGA and ARM parts in the ZYNQ architecture. Through this course, students can fully grasp the working principle and development technology of the mixed SOC.
Sign-in/Register to access full text options 
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
