Abstract
In this article, an energy efficient and low delay architecture for voltage level shifter with the help of dual current mirror approach has been discussed. Voltage shifter is competent of changing the voltage level from one value to another value. The pivotal principle of the shifter is to connect the different blocks in the circuit. Moreover voltage level shifter is preferable in System on Chip. The suggested design is to transfer 50mV to 1V level at a faster rate and significantly less usage power. It was created using the Wilson current mirror technology with less number of transistors. The suggested design is realized on 45-nm Technology using cadence tool. This circuit is having propagation latency of 0.959ns and power dissipation of 106.6nW. It is assured that the obtained simulations results are better than the existed results in terms of power and delay.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have