Abstract
In this paper the design of a 3 stage current starved ring oscillator which is less sensitive to process, supply voltage and temperature variations are presented. The ring oscillator is implemented with a PV insensitive current source and addition-based current source to achieve the PVT compensation. The design methodology for PV insensitive current source and addition-based current source is discussed. These results are compared with the current starved ring oscillator with baseline current source and basic current mirror. Simulation results carried out in GPDK 90 nm shows 64.8% less process, mismatch variation of output frequency in PV insensitive current source RO and 72.22% in addition-based RO compared to that of conventional current starved ring oscillator. Post layout simulation is also performed for addition-based RO as it is providing low power and minimum area.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Journal of Circuits and Architecture Design
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
