Abstract
A 3-stage current-starved ring oscillator with 65.1% reduction in process variation in a 90nm CMOS process is presented. The low variation is achieved without degrading the mean operating frequency through the implementation of an addition-based current source to replace a single transistor current source in each inverter stage. No post-fabrication trimming or calibration is required. Circuit simulations indicate that the proposed circuitry is well suited for scaling beyond 90nm. Measurements that are taken from 2 separate wafers and 167 test chips show 65.1% less process variation in output frequency, compared to a conventional current-starved ring oscillator. The power overhead for the additional circuitry is 33µW.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
