Abstract
Dynamic comparators find application in data converters, sense amplifiers, RFID and data-receivers. Here a new design is proposed that appends an SR latch, achieving a very high speed at low offset voltage with low kickback noise. The comparator has 3-stages, 2 of which are at the differential sensing stage while the 3 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">rd</sup> is formed by the SR latch at the output stage. The proposed design is done on UMC 180 nm standard CMOS platform. The clock frequency is set at 100 MHz and the supply at 1.8V. Simulation is carried out using CADENCE Virtuoso EDA tool. The design is validated and benchmarked against other reported candidates where it proves to be the design of choice when operated at low power as an environ-friendly option, supporting humanitarian cause.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
