Design and Implementation of Full Adder using Different XOR Gates

Abstract

A Full Adder is a logical circuit that servers a great part in the design of application particular integrated circuits. It is the basic component found in VLSI and DSP applications. The applications of Full adder in VLSI include ALU design, Address generation in processors, Multipliers and so on. Power consumption is one of the most significant parameters of full adder. Therefore, reducing power consumption in full adder is very important. In this paper, Design XOR gate using Transmission gate logic (TGL), Pass transistor logic (PTL) and Static Complementary metal oxide semiconductor logic (CMOS). Also design Full Adder circuit using different XOR gate designs. These circuits are designed and implemented, simulated using Mentor Graphics Tool. After getting simulation results, compare the different XOR gate designs based full adders in terms of power consumption and delay. Using the comparative analysis for the designed Full Adders, an effective adder design can be chosen based on the performance criteria as required by the designer.