Abstract
A new scheme to construct full adder in one-transistor-one-resistor (1T1R) resistive random access memory (RRAM) array is proposed in this work. IMemComp logic gates play the role of fundamental units. By means of these cascadable logic gates, a method to construct 1-bit full adder is proposed and experimentally implemented in parallel, which consists of 10-step NAND logic operations. Basing on this, we can construct half-parallel multi-bit full adder in 1T1R array by cascading more gates. This kind of full adder presents higher efficiency due to the reduction of operation steps.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.