Abstract
Silicon interposers enable advanced package architectures through the integration of multiple die and passive components onto a single silicon substrate, while offering high interconnect density and low thermal expansion mismatch. This paper will describe the processing and characterization of copper-filled through silicon vias (TSVs) for Si interposers and related three-dimensional wafer-level packaging (3D-WLP) applications. To evaluate potential reliability concerns, the thermomechanical behavior of Cu-filled TSVs was characterized experimentally over a range of TSV dimensions and also modeled using finite element analysis. The paper will include discussion of the correlation between the experimental observations and modeling data obtained for the TSV structures. Demonstrations of functional Si interposer substrates are also reported, based on three different design variations of TSV diameter and substrate thickness, respectively: 25 × 100μm, 50 × 200μm, and 80 × 300μm. Finally, alternative TSV structures, based on Cu-lined vias with polymer filled cores, are demonstrated as a possible approach to reducing the thermomechanical concerns for Cu-filled TSVs in Si interposer or 3D-WLP substrates.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call