Abstract

Electronic system level (ESL) is a design abstraction that enables ease of design capture and early design space exploration of multiple design implementation alternatives. ESL designs can be refined into lower levels of abstraction through a number of steps that gradually map abstract functions into register-transfer level (RTL) components, which is the next level of design abstraction. The main drivers and the basic elements of the emerging ESL design method are discussed in this chapter. An enabling technology for ESL design is high-level synthesis (HLS), also known as behavioral synthesis. A high-level synthesis tool bridges the gap between an algorithmic description of a design and its structural implementation at the register transfer level, and is the next natural step in design automation, succeeding logic synthesis. HLS in the context of an ESL design method, its generic structure, and the basic tasks accomplished by it are described in the chapter. This is followed by a detailed description of the key HLS algorithms and exercises designed to reinforce understanding. By the end of the chapter, the reader is exposed to the basic principles of HLS and its applicability in an ESL design flow.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.