Abstract

During epitaxial lateral overgrowth of single‐crystal silicon over thermal SiO2, in the low‐pressure chemical vapor deposition reactor environment, thinning and even pinholes can occur in the underlying gate oxide of in dual‐gated silicon on insulator metal–oxide–semiconductor field‐effect transistors (MOSFETs). The epitaxial lateral overgrowth was grown using dichlorosilane (DCS), HCl, and H2 at 970 °C and 40 Torr. Although the etch rate was very small, the thinning was large enough to change the bottom channel threshold voltage (Vt). Oxide thickness measurements, obtained by ellipsometry and by profilometer measurements, indicated an etch rate of about 0.1 nm/min, which was independently confirmed from MOSFET Vt shift measurements. The oxide etch rate decreased with increasing concentration of HCl and was less for oxides grown from heavily arsenic‐doped than from lightly doped boron silicon.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.