Abstract

In this paper, we introduce the unique features by modified symmetrical double-gate (DG) silicon-on-insulator (SOI) MOSFET. The leading modified structure of double gate (DG) SOI MOSFET, reduces short-channel effects (SCEs) when compared with single gate (SG) SOI MOSFET. In this model, we included the calculation of the electrical field, surface potential, drain induced barrier lowering (DIBL) and threshold voltage. A model for the drain conductance, drain current, and transconductance is also discussed. The proposed DG structure provide increases in the transconductance, drain current and reduces the electric field, drain conductance, short-channel effects (SCEs) when compared with the SG SOI MOSFET. The simulation results are predicted by Cadence Virtuoso Tool in 45nm complementary metal oxide semiconductor (CMOS) Technology.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.