Abstract
In this paper a new transistor of dual-gate (DG) silicon-on- insulator (SOI) MOSFET is presented. The objects of this paper are to use a voltage difference between the two gates to screen the drain voltage and therefore reduce short channel effects (SCEs). In this transistor the surface potential exhibits a step function, which causes the screening of the drain potential. This results in suppressed SCEs such as the hot-carrier effect and decreasing off-current with respect to shrinking of channel length. The obtained results of our transistor are compared to single gate (SG) SOI MOSFET that shows the DG SOI MOSFET performance is superior. The transistor has been simulated by SILVACO software.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
