Abstract
In high speed flash ADCs, the thermometer coded output of the comparators is converted to binary code by a thermometer-to-binary decoder using a ROM. The ROM is simple and straightforward to design but it requires bubble error correction/suppression circuitry. A novel ROM architecture suitable for high speed operation with bubble error suppression is described in this paper. An 800 MHz 6-bit flash ADC is designed and simulated to verify the performance of different ROM architectures. The proposed ROM architecture eliminates the need of gray encoded ROM as well as gray to binary conversion circuitry, hence reduces the complexity and enhances the performance.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
