Abstract

To meet high performance (HP) and low power (LP) circuit requirements, increased channel mobility is required to boost the transistor drive current and/or reduce V dd for lower power dissipation without performance penalty. Strain and more advanced engineered substrates developed on the SOI platform provide solutions for technology nodes of 32 nm and beyond. A study on the performance with two-dimensional analytical model of single layer fully depleted strained-silicon-on-insulator MOSFET is described. We investigate: 1) the surface potential; 2) the Threshold voltage of the device. The results show that this structure can suppress the short channel effects (SCEs) and improve the sub threshold performance in Nanoelectronics application. The model is verified by numerical simulation.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.