Abstract

In order to improve the integrability with vertical MOS processes, a new HCBT process is developed, fabricated and presented in this work for the first time. Its fabrication process is simplified mainly by reducing the number of lithography masks to 5 (including 1 metal layer), using CMP and etch-back techniques for isolation and the reduction of parasitic capacitances, and self-aligned base implantation. Also, a new HCBT technology is applicable to both bulk Si and SOI substrates, whereas the existing lateral bipolar transistors (LBTs) are processed exclusively on SOI.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call