Abstract
This paper presents a novel multiplexer-based carry-skip algorithm for hybrid adder design based on the parallel-prefix computation technique. The hybrid adder combines both carry-lookahead and multiplexer-based carry-skip architectures to speed up the performance. The driving capability of the critical path is enhanced to boost the speed, while optimizing both area and power in the non-critical paths. Experimental results show that the proposed 64-bit hybrid adder achieves low cost (46 × 210 um <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> ), low power (2.82 mW), and high speed (246.5 ps), where the UMC 90 nm CMOS process is simulated with 1.0V supply voltage.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.