A bottom up hierarchical design method for large scale integrated (LSI) circuit layout is suggested. Compaction of layout is used to obtain the 100% routing of connections at a high density of components. The hierarchical approach to layout design allows the realization of power buses and special nets by step shaped paths. Simultaneous design of two adjacent hierarchical levels is used to achieve the optimal arrangement of exit points of blocks.