Abstract
A bottom up hierarchical design method for large scale integrated (LSI) circuit layout is suggested. Compaction of layout is used to obtain the 100% routing of connections at a high density of components. The hierarchical approach to layout design allows the realization of power buses and special nets by step shaped paths. Simultaneous design of two adjacent hierarchical levels is used to achieve the optimal arrangement of exit points of blocks.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
