Combinational Equivalence Checking (CEC) is a critical process in digital circuit design, ensuring that two versions of a circuit are functionally equivalent. Functionally Reduced And-Inverter Graphs (FRAIGs) are a data structure extensively used in CEC, representing Boolean functions as directed acyclic graphs with AND gates and inverters. The main advantage of FRAIGs is their ability to integrate structural hashing with functional reduction, allowing for the elimination of functionally equivalent nodes during graph construction. However, conventional FRAIG approaches face challenges with scalability in complex circuits. To overcome these limitations, we propose three novel methods: improved sampling techniques that refine random simulation and SAT-based methods for early identification of equivalent nodes; advanced graph partitioning strategies that enable parallel processing and localized equivalence checking to accelerate computation; and support node analysis combined with probability distribution modeling to reduce unnecessary checks. Extensive experiments show the effectiveness and efficiency of our proposed methods
Read full abstract