This paper investigates a novel cyclic time-to- digital converter (TDC) which employs triple-slope analog interpolation and time amplification techniques for digi- tizing the time interval between the rising edges of two input signals (Start and Stop). The proposed converter will be a 9-bit cyclic time-to-digital converter that does not use delay lines in its structure. Therefore, it has a low sensitiv- ity to temperature, power supply and process (PVT) varia- tions. The other advantages of the proposed converter are low circuit complexity, and high accuracy compared with the time-to-digital converters that have previously been proposed. This converter also improves the time resolution and the dynamic range. In the same resolution, linear range and dynamic range, the proposed cyclic TDC re- duces the number of circuit elements compared with the converters that have a similar circuit structure. Thus, the converter reduces the chip area, the power consumption and the figure of merit (FoM). In this converter, the inte- gral nonlinearity (INL) and differential nonlinearity (DNL) errors are reduced. In order to evaluate the idea, the pro- posed time-to-digital converter is designed in TSMC 45 nm CMOS technology and simulated. Comparison of the theo- retical and simulation results confirms the benefits of the proposed TDC.