Abstract
A very low-power frequency-shift keying (FSK) receiver has been designed for dual-purpose operation: deep space applications and general purpose baseband processing. The receiver is based on a novel, almost all-digital architecture. It supports a wide range of data rates and is very robust against large and fast frequency offsets due to Doppler effects. The architecture utilizes subsampling and l-b data processing together with an FFT-based detection scheme to enable power consumption dramatically lower than a conventional implementation., A system/hardware co-design approach allows the use of a number of circuit-level power reduction techniques while still meeting system-level constraints. In particular, we designed a combination of fully parallel and word-serial decimation stages to simultaneously optimize power consumption and silicon area. We also designed a very efficient FFT block that uses approximate arithmetic and pruning to greatly reduce overall complexity. Additional modules, such as direct digital frequency synthesizer (DDFS) and magnitude computation, have also been optimized in view of the targeted system parameters: signal-to-noise ratio and bit-error rate. The entire architecture has been made maximally flexible and power efficient by utilizing local clock gating and simple interstage, handshaking mechanism. The receiver has been implemented in 0.25-/spl mu/m CMOS technology and takes up under 1 mm/sup 2/. The power consumption is below 100 /spl mu/W for data rates below 20 kb/s. Rates up to 2 Mb/s are supported.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call