Abstract
The gate leakage current which influences the charge hold time of flash memories is characterized as very localized in tunnel oxide area. And the leakage current value is relatively low as the quantity of the current. In conventional test-element-group (TEG) for evaluation of this leakage current, the gate leakage current is measured in relatively large area capacitors or transistors, as a result, the localized and low gate leakage current cannot be measured. In this paper, we propose the new concept TEG in which the localized gate leakage current corresponding to the bit error in the flash memory can be measured in short time. We statistically evaluated the stress induced leakage current (SILC) of all cells in very low gate leakage current region (about 10-16 A) in the very short time (a few seconds) and easily confirmed and categorized the localized cells with the large SILC after the stress. In addition, we show that plasma oxynitridation using Kr/O2/NO gases is effective in suppressing the anomalous SILC and carrier traps by statistically evaluation of 60,000 cells in proposed array TEG.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
