Abstract

This chapter discusses design methodologies for ultra-low-power (ULP) CMOS circuits at different abstraction levels, namely system, architectural, logic, design, and layout. The main techniques to reduce power consumption are introduced such as reduction of circuit activity, operating frequency, switched capacitances and supply voltages. Low-voltage and low-power techniques for microprocessors are reviewed, including cache and interleaved memories. Previous chapters have introduced ULP techniques and possibilities for advanced processes with extremely low supply and threshold voltages. This chapter exploits techniques to achieve ULP consumption without aggressively changing processes. Many opportunities for reducing power consumption at a given throughput are opened by appropriately combining the ULP techniques presented here.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.