Abstract
Single-crystal Si thin films are transferred onto plastic host substrate after selectively removing the buried oxide (BOX) layer on the silicon-on-insulator (SOI) substrate. A layer of SU-8 epoxy is used as gate dielectric for the thin-film transistors (TFTs) fabricated on the transferred Si thin films. Here we report the first observation of threshold voltage (Vt) instability on these n-type, single-crystal Si TFTs on flexible plastic substrate. It is observed that Vt shifts to higher (lower) value under high positive (negative) gate-bias stressing. The logarithmic time-dependence of the Vt shift suggests that the instability is attributed to charge trapping in the gate dielectric layer.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.