Abstract
An ultra-low-power, low-noise amplifier (LNA) at 7.5GHz in 0.13µm CMOS technology is proposed in this paper. New and precise calculation for input impedance is calculated and compared to other works. The main purpose of the design is to diminish the power consumption of the LNA by utilizing two different voltage supplies. All calculations and simulations are performed by Advanced Design System (ADS), MATLAB, and HSPICE with TSMC 0.13 µm CMOS process. Noise Figure (NF), the input matching (S11), gain (S21), the output matching (S22), IIP3, and power dissipation are 0.98, -25dB, 14.73dB, -19dB, -7, and 570µW respectively.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: International Review of Electrical Engineering (IREE)
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
