Abstract
This paper presents two classes of systolic architectures, suitable for VLSI implementation, for finite field inversion and division based on a modified Euclidean algorithm. These architectures involve O(m/sup 2/) area-time product and O(m) latency. One architecture class utilizes adder circuits in its centralized control mechanism and its critical path delay depends on the implementation of the adders. The other class implements the control mechanism in distributed fashion, does not use any adders, and achieves a critical path delay of two logic gate delays. These architectures achieve better overall performances when compared with previously proposed architectures.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
