Abstract

Spiking neural networks are attracting significant attention because they can perform cognitive tasks with relatively low power. In addition, we proposed a tunnel field-effect transistor (TFET)-based charge trapping memory to reduce the power consumption of the flash memory-based neural network circuit. The current-voltage characteristics of the fabricated TFET based memory cell were typical of the charge trapping memory. We then measured the symmetric and asymmetric spike-timing-dependent plasticity (STDP) characteristics of the fabricated TFET-based memory cell. The obtained characteristics reproduce the STDP of a biological synapse. These results indicated that there is a possibility of applying the proposed devices to neural network circuits.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.