Abstract
The most popular platform emerging for the implementation of complex engineering algorithms is Field programmable gate arrays (FPGAs) due to their parallelism of implementation and flexibility in the design architecture. However, in order to achieve great performance, the FPGA must have design methodology and optimization techniques which are effective and efficient. This paper presents FPGA based design optimization techniques and methodology that are used to obtain speed, power and area.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
