Abstract
The paper describes a personal computer based state machine compiler. This system transforms the finite state machine description, Boolean equations or truth table into net lists of a CMOS gate array or standard cell. A feature of this system is the capability to tune the circuit speed from the user side by selecting the number of logic levels when running the system. Benchmark results are included.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
