Abstract
The direction for integrated circuit (IC) packaging is getting smaller yet with increasing unit performance. In this case substrate-based technology became limited to miniaturization and downsizing direction. In this paper, a specialized design of IC is presented and discussed through augmentation of routing channels at the backside of the silicon die to eliminate the substrate application in the package. Routed channels are fabricated using plating or immersion process that are electrically connected to the bonding pads through conductive via within the silicon material. By eliminating the substrate re-distribution layers (RDL), a package is expected to decrease by 20 – 40% from its designed dimension.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
