One platform for all researcher needs
AI-powered academic writing assistant
Your #1 AI companion for literature search
AI tool for graphics, illustrations, and artwork
Unlock unlimited use of all AI tools with the Editage Plus membership.
Explore Editage Plus
Audio Papers
Ask R Discovery
Translation
Auto-sync
Collaboration
https://doi.org/10.1049/el:19870196
Copy DOI
Export
Save
Share
Cite Journal: Electronics Letters |  Publication Date: Mar 12, 1987 |
 Citations: 16 |
An asynchronous CMOS circuit technique that can realise both combinatorial and sequential logic is introduced. Circuits so designed exhibit correct operation that is independent of wiring delays. An example of a first-in, first-out (FIFO) memory will be used to illustrate the technique.
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
