Abstract

As CMOS device geometries shrink to below half micron sizes, contact and metal design rules have become the limiting factors for increasing circuit packing density. In order to reduce the contact and metal features accordingly, the process integration issues such as reduced thermal budget, minimized contact size, minimized contact enclosure, dielectric surface planarity, and metal step coverage in the contact must be investigated. In this work, a novel approach is employed to etch contacts and planarize the dielectric in one step. The technique is called SCOPE for Simultaneous COntact and Planarization Etch. The SCOPE process eliminate the need for oxide reflow, thereby minimizing the thermal budget after source/drain formation. It also avoids the need for extensive overetch due to the uniform contact depth, thereby allowing the misaligned contact edges on field oxides. >

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.